G. K. SHARMA, Bharat GARG

A process-tolerant low-power adder architecture for image processing applications

A process-tolerant low-power adder architecture for image processing applications

Turkish Journal of Electrical Engineering and Computer Sciences

2019-Cilt: 27 - Sayı: 3

1839-1854

31 14